On-Chip Structures for Timing Measurements and Test
نویسندگان
چکیده
This paper describes the use of digitally set delay lines in conjunction with MUTEX time comparison circuits, to measure on-chip signal path timing differences to accuracies of better than 10ps. Three methods of time measurement are described. The first, which uses parallel MUTEXs with a tapped delay line, is analogous to a flash A/D converter. The second one is similar to a successive approximation method. Both are fast, and efficient, but the second requires less hardware for a large number of bits. The third technique uses a MUTEX to amplify small time differences to a measurable size. Applications for these techniques include adaptive synchronization and input tests, such as data set-up time conditions that currently require the use of very expensive test hardware. We describe an on-chip method of testing these conditions, using uncorrelated signals whose statistics are known, and accurately selecting the conditions to be tested on-chip.
منابع مشابه
Embedded Memory Test Strategies and Repair
The demand of self-testing proportionally increases with memory size in System on Chip (SoC). SoC architecture normally occupies the majority of its area by memories. Due to increase in density of embedded memories, there is a need of self-testing mechanism in SoC design. Therefore, this research study focuses on this problem and introduces a smooth solution for self-testing. In the proposed m...
متن کاملA Novel and Efficient Hardware Implementation of Scalar Point Multiplier
A new and highly efficient architecture for elliptic curve scalar point multiplication is presented. To achieve the maximum architectural and timing improvements we have reorganized and reordered the critical path of the Lopez-Dahab scalar point multiplication architecture such that logic structures are implemented in parallel and operations in the critical path are diverted to noncritical path...
متن کاملA Framework for Scalable Post-Silicon Statistical Delay Prediction under Spatial Variations
Due to increased variability trends in nanoscale integrated circuits, statistical circuit analysis and optimization has become essential. While statistical timing analysis has an important role to play in this process, it is equally important to develop die-specific delay prediction techniques using postsilicon measurements. We present a novel method for postsilicon delay analysis. We gather da...
متن کاملOn-chip versus off-chip test: an artificial dichotomy
There has been some recent interest in the subject of whether circuits should be tested with built-in self-test (BIST) or automated test equipment (ATE). As with many such debates, neither extreme is a viable position, and the true answer lies somewhere in the middle. BIST patterns have their place with scan patterns, IDDQ patterns, etc. as part of a test program driven by ATE. 1. " Putting a t...
متن کاملInterconnect Simple, Accurate and Statistical Models Using On-Chip Measurements for Calibration
In this work, we will describe and analyze simple, accurate and compact models for interconnect structures. These parameterized models are optimized for the particular fabrication process via field solver simulations and on wafer test structure measurements. Additionally, process variations will be incorporated in the compact models using the principal component analysis (PCA) and performance r...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002